



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/515,358	02/29/2000	Philip A Bourekas	M-7949US	1167	
75	90 07/06/2004	EXAMI	EXAMINER		
•	HENDERSON, FARA	HUYNH,	HUYNH, KIM T		
GARRETT& D 1300 I STREET	UNNER, L.L.P. ', N.W.	ART UNIT	PAPER NUMBER		
	Ń, DC 20005-3315	2112	15		
			DATE MAIL ED: 07/06/2004	17	

Please find below and/or attached an Office communication concerning this application or proceeding.

A

<u> </u>		Application	on No.	Applicant(s)			
. Office Action Summary		09/515,35	8	BOUREKAS, PHILIF	A fr		
		Examiner		Art Unit			
		Kim T. Hu	/nh	2112			
	The MAILING DATE of this communication	n appears on the	cover sheet with the c	orrespondence addr	ess		
Period fo	· ·						
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATI nsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, begind for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no eve on. , a reply within the statu period will apply and will statute, cause the appl	nt, however, may a reply be tim tory minimum of thirty (30) days I expire SIX (6) MONTHS from cation to become ABANDONEI	nely filed s will be considered timely. the mailing date of this comi	munication.		
Status							
1) ズ	Responsive to communication(s) filed on	29 March 2004.					
2a)□							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	 ✓ Claim(s) 3-8,10-15 and 17-26 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. ☐ Claim(s) is/are allowed. ✓ Claim(s) 3-8,10-15 and 17-26 is/are rejected. 						
Applicat	ion Papers						
10)⊠	The specification is objected to by the Example The drawing(s) filed on 29 February 2000. Applicant may not request that any objection to Replacement drawing sheet(s) including the country. The oath or declaration is objected to by the	is/are: a)☐ acc o the drawing(s) b orrection is require	e held in abeyance. See ed if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR	R 1.121(d).		
Priority (under 35 U.S.C. § 119						
а)	Acknowledgment is made of a claim for fo All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Bee the attached detailed Office action for	ments have bee ments have bee priority docume ureau (PCT Rule	n received. n received in Applicati ents have been receive e 17.2(a)).	on No ed in this National Si	tage		
2) Notic	ot(s) Se of References Cited (PTO-892) Se of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/S		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P	ate	152)		
	er No(s)/Mail Date		6) Other:				

Application/Control Number: 09/515,358 Page 2

Art Unit: 2112

DETAILED ACTION

Receipt Acknowledgement

1. Receipt is acknowledged of the Amendment filed on 3/29/94. Claims 1-2, 9 and 16 have been cancelled; Claims 3-8, 10-15 and 17-24 remain pending in this application, and new claims 25-26 have been added. Applicant amends claims 3-6, 8, 11-12, 14, 17, 20 and 23.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 3-8,10-15 and 17-26 are rejected under 35 U.S.C. 102(b) as being anticipated by Cohen et al. (US Patent 5,115,506)

As per claim 6, Cohen discloses a processor comprising:

- A set of general purpose registers; and ((col.2, lines 34-37), wherein normal implies general purpose registers)
- A set of dedicated exception registers that are switched for at least a subset of said set of general purpose registers during servicing of an exception, wherein said set of exception registers is substantially dedicated for servicing exception; (col.6, lines 1-11)
- Wherein a portion of said set of exception registers is for servicing
 interrupts and another portion of said set of exception registers is for

Art Unit: 2112

servicing operating system calls.(col.3, lines 8-28), wherein data register D2 as a source of operation(servicing operating system calls) or destination of an operation(servicing interrupts)

As per claim 3, Cohen discloses wherein said set of exception registers is for servicing exceptions having a high priority not for those exceptions having a low priority. (col.5, line 56-col.6, line 11), (col.2, line 50-col.3, line 7)

As per claim 4, Cohen discloses wherein said processor provides a dedicated vector to said set of exception registers for said exception. (see abstract)

As per claim 5, Cohen discloses wherein there are at least eight exception registers. (col.3, lines 8-28)

As per claim 7, Cohen discloses wherein said processor provides a first dedicated vector to software which uses said portion of said set of exception registers for interrupts and a second dedicated vector to software which uses said another portion of said set of exception registers for servicing operating operating system calls. (col.3, lines 8-28)

As per claim 8, Cohen discloses the processor further comprising a select logic circuit having a first input terminal that receives an exception register active bit and a second input terminal that receives a register address bit, said select logic circuit provides an output signal on an output terminal used to select between said set of general purpose registers and said exception registers. (col.3, lines 8-40), (col.4, lines 25-45)

Art Unit: 2112

As per claim 10, Cohen discloses wherein said at least one set of exception registers is a dedicated set of exception registers. (col.3, lines 29-40), (col.4, lines 8-15)

As per claim 11, Cohen discloses a method of interrupting the execution of a task and servicing an exception in a processor, said method comprising:

- swapping a set of general purpose registers for at least one set of exception registers if an exception asserted at said processor is a high priority exception; (col.6, lines 1-11)
- servicing said exception using said at least one set of exception registers
 if said exception is a high priority exception; (col.5, line 56-col.6, line 11),
 (col.2, line 50-col.3, line 7)
- preserving information from the set of general purpose registers in a memory if said exception is a low priority exception; and (col.2, line 50col.3, line 7)
- swapping out said exception registers for said set of general purpose registers and resuming execution of said task if said exception is a high priority exception. (col.6, lines 1-11)
- wherein servicing said exception using said at least one set of exception registers comprises modifying the values of the registers in said set of exception registers without disruption the state of the interrupted task.
 (col.3 lines 8-28), wherein transparent implies w/o disruption the state)

Art Unit: 2112

As per claim 12, Cohen discloses a method of interrupting the execution of a task and servicing an exception in a processor, said method comprising:

- swapping a set of general purpose registers for at least one set of exception registers if an exception asserted at said processor is a high priority exception; (col.6, lines 1-11)
- servicing said exception using said at least one set of exception registers
 if said exception is a high priority exception; (col.5, line 56-col.6, line 11),
 (col.2, line 50-col.3, line 7)
- preserving information from the set of general purpose registers in a memory if said exception is a low priority exception; and (col.2, line 50-col.3, line 7)
- swapping out said exception registers for said set of general purpose registers and resuming execution of said task if said exception is a high priority exception. (col.6, lines 1-11)
- wherein a portion of said set of exception registers is for servicing interrupts and another portion of said set of exception registers is for servicing operating system calls. (col.3, lines 8-28)

As per claim 13, Cohen discloses wherein said first vector is a dedicated vector and said providing said first vector automatically separates said high priority exception from said lower priority exceptions. (col.2, line 50-col.3, line 35), (col.4, lines 8-24)

Art Unit: 2112

As per claim 14, Cohen discloses a method of interrupting the execution of a task and servicing an exception in a processor, said method comprising:

- swapping a set of general purpose registers for at least one set of exception registers if an exception asserted at said processor is a high priority exception; (col.6, lines 1-11)
- servicing said exception using said at least one set of exception registers if said exception is a high priority exception; (col.5, line 56-col.6, line 11), (col.2, line 50-col.3, line 7)
- preserving information from the set of general purpose registers in a memory if said exception is a low priority exception; and (col.2, line 50-col.3, line 7)
- swapping out said exception registers for said set of general purpose registers and resuming execution of said task if said exception is a high priority exception. (col.6, lines 1-11)
- wherein said exception is a high priority exception and is either an interrupt or an operating system call, said method further comprising (col.3, lines 8-28)
- providing a first vector and activating at least a portion of said exception registers for said high priority exception when said exception is an interrupts; (col.2, line 50-col.3, line 28), (col.4, lines 8-48)
- providing a second vector and activating at least another portion of said
 exception registers for said high priority exception when said exception is

an operating system calls; and (col.2, line 50-col.3, line 28), (col.4, lines 8-48)

 providing a third vector and not activating said set of exception registers for lower priority exceptions. (col.2, line 50-col.3, line 28), (col.4, lines 8-48)

As per claim 15, Cohen discloses wherein said first vector and said second vector are dedicated vectors and said providing said first vector and providing said second vector automatically separates said high priority exception from said lower priority exceptions. (col.2, line 50-col.3, line 28), (col.4, lines 8-48)
As per claim 17, Cohen discloses an apparatus for executing tasks and servicing exceptions, said apparatus comprising:

- Means for interrupting a task when an exception is asserted; (col.6, lines
 1-11)
- Means for servicing said exception without disrupting the state of the interrupted task, including means for activating at least one set of dedicated exception registers; and (col.4, lines 8-24)
- Means for resuming execution of said interrupted task, including means for deactivating said dedicated exception registers and activating general purpose registers and activating general purpose registers to resume execution of said task. (col.4, line 8-col.6, line 27)

Art Unit: 2112

 Wherein a portion of said set of exception registers is for servicing interrupts and another portion of said set of exception registers is for servicing operating system calls. (col.3, lines 8-28)

As per claim 18, Cohen discloses wherein said means for activating comprises a first select logic circuit coupled to said set of general purpose registers and a second select logic circuit coupled to said at least one set of exception registers, said second select logic circuit receives an execution register active bit enabling said at least one set of exception registers and said second select logic circuit receives an inverted execution register active bit disabling said set of general purpose registers. (col.4, line 8-col.6, line 27)

As per claim 19, Cohen discloses wherein said servicing comprises providing a first vector and activating said at least one set of exception registers for said high priority exception, and wherein said providing comprises providing a second vector and not activating said set of exception registers for lower priority exceptions. (col.4, line 8-col.6, line 27)

As per claim 20, Cohen discloses a process comprising:

- A set of general purpose registers; and((col.2, lines 34-37), wherein normal implies general purpose registers)
- A set of dedicated exception registers that are switched for at least a
 subset of said set of general purpose registers only when an exception
 having at least a predetermined priority level is detected by said processor
 and that are not switched when an exception having a priority less than

Art Unit: 2112

the predetermined priority level is detected by said processor. (col.6, lines 1-11), (col.4, lines 8-45)

 Wherein a portion of said set of exception registers is for servicing interrupts and another portion of said set of exception registers is for servicing operating system calls. (col.3, lines 8-28)

As per claim 21, Cohen discloses another set of dedicated exception registers that are switched for at least a subset of said set of general purpose registers only when another exception having at least said predetermined priority level is detected by the processor while said set if dedicated exception registers are switched for at least the subset of said set of general purpose registers. (col.6, lines 1-11), (col.4, lines 8-45)

As per claim 22, Cohen discloses the processor further comprising a select logic circuit having a first input that receives an exception register active bit and a second input that receives a register address bit, said select logic circuit provides an output signal on an output used to select between said set of general purpose registers and said exception registers. (col.3, lines 8-40), (col.4, lines 25-45)

As per claim 23, Cohen discloses a process comprising:

- A set of general purpose registers; and((col.2, lines 34-37), wherein normal implies general purpose registers)
- A set of dedicated exception registers that are switched for at least a subset of said set of general purpose registers only when an exception having at least a predetermined priority level is detected by said processor

Art Unit: 2112

and that are not switched when an exception having a priority less than the predetermined priority level is detected by said processor. (col.6, lines 1-11), (col.4, lines 8-45)

 Wherein a portion of said set of exception registers is for servicing interrupts and another portion of said set of exception registers is for servicing operating system calls. (col.3, lines 8-28)

As per claim 24, Cohen discloses wherein said set of dedicated exception registers is switched only when an exception, of a first type, having at least a predetermined priority level is detected by said processor and the processor further comprising another set of dedicated exception registers that are switched for at least a subset of said set of general purpose registers only when another exception, of a second type, having at least said predetermined priority level is detected by the processor. (col.6, lines 1-11), (col.4, lines 8-45)

As per claim 25, Cohen discloses wherein servicing said exception using said at

least one set of exception registers comprises modifying the values of the registers in said set of exception registers without disrupting the state of the interrupted task. (col.3, lines 8-28)

As per claim 26, Cohen discloses wherein said exception is a high priority exception and is either an interrupt or an operating system call said method further comprising:

Art Unit: 2112

 Providing a first vector and activating at least a portion of said exception registers for said high priority exception when said exception is an interrupt; (col.2, line 50-col.3, line 28), (col.4, lines 8-48)

- Providing a second vector and activating at least another portio of said exception registers for said high priority exception when said exception is an operating system call; and (col.2, line 50-col.3, line 28), (col.4, lines 8-48)
- Providing a third vector and not activating said set of exception registers for lower priority exceptions. (col.2, line 50-col.3, line 28), (col.4, lines 8-48)

Response to Amendment

4. Applicant's amendment filed on 3/29/04 have been fully considered but not place an application in condition for allowance.

The indicated allowability of claims 6-7, 14-15, and 23 are withdrawn in view of the newly discovered.

After carefully reviewed Cohen's reference, Examiner found Cohen does disclose "wherein a portion of said set of exception registers is for servicing interrupts and another portion of said set of exception registers is for servicing operating system calls." And "wherein servicing said exception using said at least one set of exception registers comprises modifying the values of the registers in said set of exception registers without disrupting the state of the interrupted task." As Cohen notes at col.3, lines 8-28, wherein data register D2(exceptional registers) can be implemented as a source of

Art Unit: 2112

operation (servicing operating system calls) or destination of an operation(servicing interrupts); and wherein transparent implies w/o disruption the state)

Thus, the prior art teaches the invention as claimed and the amended claims do not distinguish over the prior art as applied.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (703)305-5384 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 8:30AM- 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (703) 305-4815 or via e-mail addressed to [mark.rinehart@uspto.gov]. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9306 for regular communications and After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)306-5631.

Kim Huynh

June 8, 2004